A 23.8-GHz SOI CMOS Tuned Amplifier

نویسندگان

  • Brian A. Floyd
  • Leathen Shi
  • Yuan Taur
  • Isaac Lagnado
چکیده

A 23.8-GHz tuned amplifier is demonstrated in a partially scaled 0.1m silicon-on-insulator CMOS technology. The fully integrated three-stage amplifier employs a common-gate, source–follower, and cascode with on-chip spiral inductors and MOS capacitors. The gain is 7.3 dB, while input and output reflection coefficients are 45 and 9.4 dB, respectively. Positive gain is exhibited beyond 26 GHz. The amplifier draws 53 mA from a 1.5-V supply. The measured on-wafer noise figure is 10 dB, while the input-referred third-order intercept point is 7.8 dBm. The results demonstrate that 0.1m CMOS technology may be used for 20-GHz RF applications and suggest even higher operating frequencies and better performance for further scaled technologies.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 28-36 GHz Optimized CMOS Distributed Doherty Power Amplifier with A New Wideband Power Divider Structure

Background and Objectives: In this paper, a new design strategy was proposed in order to enhance bandwidth and efficiency of power amplifier. Methods: To realize the introduced design strategy, a power amplifier was designed using TSMC CMOS 0.18um technology for operating in the Ka band, i.e. the frequency range of 26.5-40GHz. To design the power amplifier, first a power divider (PD) with a ver...

متن کامل

Analytical Expression Based Design of a Low-Voltage FD-SOI CMOS Low-Noise Amplifier

We propose a design methodology of a low-voltage CMOS low-noise amplifier (LNA) consisting of a common-source and a common-gate stages. We first derive equations of power gain, noise figure (NF) and input third-order intercept point (IIP3) of the two-stage LNA. A design methodology of the LNA is presented by using graphs based on analytical equations. A 1-V 5.4-GHz LNA was implemented in 0.15-μ...

متن کامل

Analysis and Design of High Gain, and Low Power CMOS Distributed Amplifier Utilizing a Novel Gain-cell Based on Combining Inductively Peaking and Regulated Cascode Concepts

In this study an ultra-broad band, low-power, and high-gain CMOS Distributed Amplifier (CMOS-DA) utilizing a new gain-cell based on the inductively peaking cascaded structure is presented. It is created bycascading of inductively coupled common-source (CS) stage and Regulated Cascode Configuration (RGC).The proposed three-stage DA is simulated in 0.13 μm CMOS process. It achieves flat and high ...

متن کامل

200-GHz CMOS amplifier with 9-dB noise figure for atmospheric remote sensing

Introduction: The recent development of millimetre-wave CMOS and SiGe circuits have made silicon technologies attractive also for noncommercial low-volume applications such as the atmospheric remote sensing where III–V compound semiconductors have been traditionally used for the millimetre-wave receiver technology. The possibility to integrate more functions on the same silicon chip would enabl...

متن کامل

A 4–91-GHz Traveling-Wave Amplifier in a Standard 0.12- m SOI CMOS Microprocessor Technology

This paper presents five-stage and seven-stage traveling-wave amplifiers (TWA) in a 0.12m SOI CMOS technology. The five-stage TWA has a 4–91-GHz bandpass frequency with a gain of 5 dB. The seven-stage TWA has a 5–86-GHz bandpass frequency with a gain of 9 dB. The seven-stage TWA has a measured 18-GHz noise figure, output 1-dB compression point, and output third-order intercept point of 5.5 dB, ...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2001